
SIMD across cache levels | 95% bootstrap speedup intervals
SAXPY
DOT
MUL
STENCIL
generic f32
generic f64
native f32
native f64
L1
L2
L3
Speedup versus matched scalar
Active padded working set (KiB)